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[57] ABSTRACT
A circuit using a differential amplifier multiplies the
capacitance of a discrete integrating capacitor by (R,
+ R2)/R2 where R, and R2 are values of discrete resis-
tor coupling an input signal et to the amplifier inputs.
The output ea of the amplifier is fed back and added to
the signal coupled by the resistor R2 to the amplifier
through a resistor of value R,. A discrete resistor Rx
may be connected in series for a lag filter and a dis-
crete resistor may be connected in series with the ca-
pacitor for a lead-lag filter. Voltage dividing resistors
Ra and R& may be included in the feedback circuit of
the amplifier output e0 to independently adjust the
overall circuit gain eje0.
5 Claims, 4 Drawing Figures
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OBJECTS AND SUMMARY OF THE
/~>nirM»., ,~>r- ixn;r-Ki-ri/-ixi An object of the invention is to provide a circuit for
ORIGIN OF INVENTION synthesizing an effective capacitive element value
The invention described herein was made in the per- 5
 much greater than that of included elements without
formance of work under a NASA contract and is sub- causing large voltage swings and subsequent power
ject to the provisions of Section 305 of the National supply limitations.
Aeronautics and Space Act of 1958, Public Law Another object is to provide a circuit for synthesizing
85-568 (72 Stat. 435; 42 USC 2457). an effective filter with an integrating RC time constant
BACKGROUND OF THE INVENTION much Sreater tnan that of '"eluded discrete elements
with a desired lag or lead-lag characteristic.
This invention relates to filter networks, and more
 Stil, another object is to provide a circuit for synthe.
particularly to networks for synthesizing an effective
 sizing a ,ag or iead-lag filter with an independently ad-
capacitance much larger than that provided by an in- ^ justable voltage gain.
eluded capacitor -^^
 and Qther objects of the invention are achjeved
There is a need m many applications for a circuit to
 by a differential amplifier having one input terminal
synthes.ze a capac.tor or other .mpedance, such as m
 connected to an input junction by a first resistive
an integrating circuit, with an effective capacitance
 means an QUtput termina, connected to a second input
much larger than that provided by a discrete capacitor.
 20 terminal by a second resistive means and to the input
For example in a communications system for space-
 junctjon b a third resistjve me and an im dance
craft intended to be used m the exploration of planets,
 means connected between the one j t terminHal of the
microminiaturization of the circuits aboard the space- ,ifier and drcuit d Jhe effective im dance
craft ,s essential. If a very large capacitor or other ,m-
 Qf ^ j dance means js jnversel proportionFal to the
pedance ,s required m the system, such as a long term
 25 ratio of ^ sum of the first and thirdTesistive means to
integrator of about 5 ,000 seconds m a phase-lock-loop ^
 thjrd ^^ means A fourth ^.^ means CQU
filter, it becomes necessary to synthesize the capacitor , • , . , . . . • ,
. . . . • • , • j . P'es an input signal to the input junction to implement
with microminiaturized components. r ,-. , . * ,
 r
 r
.
 J
 r . , „ r
, ., . • re »• n* -»u »• » .. a filter having a transfer function of the following gen-In synthesizing an effective filter with a time constant i f -
much larger than that provided by discrete elements, it 30 era orm'
is frequently important that the filter transfer function e0/et = ( 1 + T25)/( 1 + r(5)
have a particular lead-lag characteristic, or that it have
eitheronlyaleadoralagcharacteristic.Inaddition.it ( 2 )
may be desirable, or even necessary, for the filter to ^ . , ,-..-,. ,. . ,. . . . . .
have a finite voltage gain. Consequently, it is desirable 35 To provide a DC gam factor A for the entire circuit, the
or necessary to be able to adjust the gain of the filter second re*'stlve means 's comprised of two res.stors ,„
independently of the transfer function, where the trans- senes Wlth * resistor between circuit ground and the
fer function is of the form: connection between the two series resistors. The trans-
fer function is then of the form given by Equation 1 .
ejej = A ([ \ + T2 S]l[ \ + T,i']) 40 The gain A can be adjusted independently of time con-
! slants T, and T2 by adjusting the ratio of the resistor con-
nected to circuit ground to the sum of that resistor and
where S is equal to ju, j is equal to VH and w is the the reslstor connected in series with the resistive
angular frequency 277/ means, but when that is done the ratio of the fourth re-
A straight-forward circuit for synthesizing this trans- 4 sistive means to the third resistive means must be read-
fer function may consist of a high gain inverting ampli- Justed to reset TI to the desired value, i.e., a desired gain
fier with an input resistor R,, a feedback resistor R/and A can be achieved independently of T, and T2 by suit-
an RC circuit in parallel with the feedback resistor con- able selection of resistor values.
sisting of a resistor R2 in series with a capacitor C. In 50 Other objects and advantages of the invention will
that circuit the time constant T, is equal to R£, the become apparent from the following description with
time constant T2 is equal to R^, and A is equal to reference to the drawings.
R/R,. It is evident that in this straightforward circuit,
 BR,EF DESCRIPTION OF THE DRAWINGS
any change of R/ necessary to change the lag character-
istic of the filter will cause a change in the gain A. Con- 55 FIG. 1 illustrates a circuit for synthesizing an effec-
sequently, the larger the effective capacitor between live capacitance much larger than the capacitance of
the input terminal and circuit ground, the greater the an included capacitor.
gain. Therefore, an attenuator would be required at the FIG. 2 illustrates the equivalent circuit of FIG. 1 with
output to compensate for increased gain whenever gain an input resistor to form a filter with lag or lead-lag
must not be affected. An attenuator at the input to the 60 transfer characteristics.
filter circuit may not be acceptable to compensate for FIG. 3 illustrates a filter implemented from the effec-
increased gain because of the voltage offset which tive capacitance of the circuit in FIG. 2 with lead trans-
would be introduced. What is needed is a circuit having fer function characteristics added.
the general transfer function of Equation 1 with an ad- FIG. 4 illustrates a filter implemented from the effec-
justable gain independent of the lag or lead-lag charac- tive capacitance of the circuit of FIG. 3 with finite volt-
teristics of the circuit, i.e., independent of the integral- age gain which can be set independently of the filtering
ing RC time constant of the circuit. characteristics.
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DESCRIPTION OF THE PREFERRED
EMBODIMENTS
Referring to FIG. 1, a differential amplifier 10 is
shown in a circuit which synthesizes an effective capac- 5 K,( 1 + R.C8 ) + R. ( 1 +TT + ftiCs) — ft i - /? .
itance much larger than that of a discrete capacitor 1 1 =et - ' - ~- -
connected between one terminal of the amplifier and R,R,(l+-^+RiCSf
circuit ground. A resistor 12 connects that terminal of '
the amplifier to a junction 13. A resistor 14 connects W
the other terminal of the amplifier to the output termi- 10
nal of the amplifier. The junction 13 is connected to the
output terminal of amplifier by a resistor 15.
The resistor 14 is selected to be equal to the resistor
12 and is provided in the circuit to cancel current offset From the input voltage and current the input impe-
in the circut due to current into the amplifier from the 1 5 dance Z< is determined to be:
junction between the capacitor 11 and the resistor 12.
In an ideal amplifier there would be no input current,
but since no amplifier is without input current, it is nec-
essary to provide the resistor 14. In the following analy-
sis of the circuit, the offset due to input current is taken 20 R,R.( 1+^ + R1CS^] ]+— +R1CS
into consideration by assuming a resistor R, in parallel z,—e!— ^ ^' _ — ^' __
with the capacitor 12. The resistor R, is shown in dot- ' * Ri+R3R.CS+RiRiCS 1 ^ Ri+R2cs
ted line to indicate that it is not a discrete element, but K* R* ,„>
is instead a path for stray current into the amplifier. A
corresponding stray current path is indicated at the 25
other input terminal of the amplifier.
The current through the resistor 12 is given by:
If R, is very large, as it is in a good amplifier, the equiv-
(l + R CS) alent circuit is a resistor RM in series with a capacitor
ii= - ^-5 - = — -t - p-' - v-ei 30 c^ between the junction 13 and circuit ground, where:
.
The voltage across the capacitor is given by: ( i o >
Cw=[(/?, + /?2)//?2]C
R. e,
e»=ti, . p „„= - 5 - (I I )l + fl.C/s , ,«i ,
 p ^,0
"ff"
' W The effective capacitance given by Equation 1 1 is
40
 much larger than the discrete capacitor C by the factor
The voltage at the other input terminal of the amplifier (R! + R2)/R2- The circuit can be used to implement cir-
is given by: cuits which require a large capacitor, such as a lag or
low-pass filter for a phase-locked loop, as shown in
fb — [KJ(K, + K,)\ e0 PJQ 2 where the equivalent resistance Re, and capaci-
(5) 45 tance Q, are shown as discrete elements 21 and 22, but
are to be understood to represent the entire circuit of
The amplifier output voltage is: . FIG. 1 between junction 13 and circuit ground. To ac-
_ _ complish that, the circuit of FIG. 1 is driven through a
e0 - A0(ea eb) , resjstor 20 and the output taken either directly at the
(6) junction 13, as shown, or at the output of the amplifier.
where A0 is the open loop gain of the operational ampli- The input voltage to the synthesizing circuit at junc-
fier. Since A,, is very large, it follows that e^ is very tion 13 is given by:
nearly equal to ea. Assuming that to be exact, the out- .
put voltage^ in terms of the input voltage et is obtained 3:> e' e» HVl** """ ^>>
from Equations 4 and 5 as follows: < i 2 )
ft , jj where ef is the voltage input to the resistor 20.
- — ' Substituting for Z( in Equation 12 from Equation 9
'and then computing the output voltage ea  from Equa-
' ' tion 7 yields the followin:e following:
The input current i is then given by:
65 e =/e
'
 D
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The ratio of voltage output ea to voltage input ep may The voltages in the circuit are then given by:
be obtained directly from Equation 1 3 by dividing the
numerator and the denominator of the ratio by R! + R,,
 f ,
and rearranging terms which yield the following: e»=jiZ= — s-^
e0' fl. + ft. 5 1+T (19)
-
Assuming no amplifier input current, eb' is equal to ea
ep
0 , D p , pKI+ H, K, KI+ K2
(14) (20,
Letting K = 1 + RJ(R t + R,), Equation 14 reduces to:
___ 15
e0'
(21)
25 ' ( 2 2 )
j. In determining these voltages, the input currents to the
r^ amplifier are neglected since in practice they are very
~K (15) small. The sum i of the currents is:
/' = 11 — /2 — (ft — e0')/Rj
r
'=/^S-+-%-^4I lti+ K, i i £M K'
\ i RZ
where: " < 2 3 >
By substituting for the currents /j and i'2 from Equations
35 ] 7
 ancj ] g( and jn the resulting equation substituting for
e0', the following equation is derived: •
(24 )
40
= [fl, + RS ({/?, + /?2}//?2)]C The transfer function ratio of ea to e, is then given by:
Equation 15 demonstrates that the effect of the finite £2— .
input impedance Rj. is to reduce the filter gain by a fac- 45 ei R t+- „, , „
tor 1/K and to reduce the filter lag by the same factor. Rl (25)
Consequently, the finite input impedance Rj. must be
taken into consideration in the design of the filter. , , , „ , „ , „ , „ „, ,
A simple means of achieving a lead term in the filter By letting R, + [(R2 + «,)//?2] Rf = R , the transfer
described with reference to FIG. 2 is to put a discrete 50 function can be expressed asfollows:
resistor 30 in series with the capacitor 11, as shown in
FIG. 3. For convenience, the same reference numerals £2=__£__
are employed in FIG. 3 as for the filter of FIG. 2 in the e> K +/J • (2b)
circuit of FIG. 1. All of the discussion of FIGS. I and .. ,
 D^i-w/-i- u
2 will apply to FIG. 3, except that the resistance R, is 55 rhen by letting Z = £ + 1/Ci =• (I + /JCi)/Ci, the
not the same value employed in previous calculations. transfer function can be expressed as follows:
Analysis of this circuit will now be set forth with the im-
 eje^ = (I + /?CS)/[!+(/? + /?')C5]
pedance of the resistor 30 in series with the capacitor _
represented by Z. The currents in the two branches are:
 fi() - (1 + T2i)/(I + T,i)
( 2 7 )
i t - e 0 ' / (Ri+Z) Where T, = ( 2 8 )
(29)
(18 )
where K is the resistance of resistor 30.
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In that manner the lead term 1 -I- T?S of Equation 1 can By again letting Z = R + 1/CS for a resistor in series
be synthesized while multiplying the capacitance of the with a capacitor as in FIG. 3, and letting
sssr-sa us f^r" providins a mier * - <*«*+*» i«.+«*+*>«>«*«•
Because some amplifier input current will be present, 5 the transfer function can be expressed as:
and we have now assumed no such current in FIG. 3, . _ orvwr i -i. o'r<;\
there will be an offset voltage. To reduce the offset e°'ei * u "*" K^>'(1 + K <-*' • ,
voltage, it is desired to maximize the ratio of R2 to Rj., (35)
but that will decrease the effective multiplication factor
for the capacitance. If some stage gain can be tolerated, '0 where the gain factor A is given by the following equa- > [
a compromise can be reached with independently con- ti°n:
trolled gain as shown in FIG. 4.
The currents /', and i'2 are as given by Equations 17
and 18 even though resistors 41 and 42 are added to l^~[^l
i • • -n • . i • i- j • tf " \*Wthe circuit. The capacitance to be multiplied is con-
tained in the impedance 43 which may be a resistor in \RI)~ \R2/ (36)
series with a capacitor, as in FIG. 3, just a capacitor, as
in FIG. 1, or some other impedance circuit. The ratio
K of the sum R,, + R,, to the shunt resistor R6 will affect
the voltage e,, as follows: Solving for the resistor ratio R6 to R,, yields the follow-
ing:
' eb = eJK
(30)
Kb
25 «.- A-l (37)
i _i_ ^  •1+
"Z (31) Letting Rt = Rx, (38) and
30 '
e0'.= ( e 0 / K ) ( \ + R l I Z ) ' 4^=-^
(32) Rh (39)
Equations 31 and 32 are the same as Equations 21 and 35 ., . , „ ,„ .2 , ,- . .. . .. ,„ /D , , _ .,,
22 for the circuit of FIG. 3, except for the factor K, thus then A (R^] + (^ - M + 1) (RJRj + 2 = M(40,
demonstrating that it is possible to independently ad-
 Equations 39 and 40 are the final design equations forjust gam of the circuit. The sum of the currents i, and
 a ,ead_, fi,ter drcuit havj indepencfentl^ adjustabie
/f is still as in Equation 23. By substituting for the cur- jn A .Q fatio rf QU tQ j
rents i, and i, from Equations 17 and 18 in Equation 23 40 Although particular embodiments of the invention
and m the resulting equation subst.tutmg for e., the fol-
 have been described and iilustrated herein, it is recog-
lowmg equation is derived:
 nized tnat modifications and equivalents may readily
e [R R +Rj.R t + (\ - K)Rj.Z+/?2/?, + ^2z]=e,KZR2 occur to those skilled in the art and consequently it is
intended that the claims be interpreted to cover such
(33) 45 modif,cations and equivalents.
What is claimed is:
Comparing Equations 24 and 33 shows that they are
 L A ^^0^ for synthesizing an effective capacitive
the same but for the factors K and (1 - K) introduced element value much larger than that provided by cir-
by the resistors 41 and 42. Transfer function is then
 cujt elements including a capacitive element without
given by the following equation: 50 causing large voltage swings and subsequent power lim-
/ = KZR /f R R + R R + ( 1 — K)R Z + R . R + Stations comprised of
" '
 2 / ? Z l ^ * ' a differential amplifier having f i r s t and second input
2
 terminals and an output terminal for producing at
„ said output terminal a voltage signal proportional
to the difference between voltage signals on said
first and second input terminals,
„ resistive means having a resistance of value R, cou-
pling said first input terminal to a junction adapted
-5— Ji, -r i (. i - «.; -s- -r i i//
 60 to receive an input signal,Kl L
 «j J means connecting said capacitive element between
said first input terminal and a source of reference
potential,
K Z resistance means having a resistance value R| con-
6j necting said output terminal of said amplifier to
said second input terminal, and
resistive means having a resistance value R2 connect-(34) ing said output terminal of said amplifier to said
3,831,117
9 10
junction, whereby the equivalent circuit is a resis- and said series resistor having a resistance value equal
tance R«B equal to the ratio of the product R,R2 to to R, said lag time constant T, being the product (R +
the sum R, + R2, in series with a capacitance C«, R')C, where R' is equal to R, + Rx (R2 + RJ/Rj and
equal to the ratio of the sum R, + R2 to the value said lead time constant r2 being the product RC in a
of R2. 5 network having a transfer function between said signal
2. A network as defined by claim 1 including resistive
 input terminal and said output terminal of said ampli-
means having a resistance R, for coupling said input f,er equal to A( 1 +T2 S)/( 1 + r,S), where S is equal to
signal from a signal input terminal to said junction, jw „, is the anguiar frequency of said input signal, and
whereby an effective filter is synthesized with a time ^ js tne gajn of say netwOrk
constant much larger than that of said capacitor and 10
 5> A network as defined in claim 4 including series
the separate resist.ve means having values equal to R,,
 resistiv£ means haying a resislance R(_ in series with
2
,
an
. *' . . . . . - , • , • , . - • said resistive means connecting said output terminal to3. A network as defined in claim 2 including series • , , • . . - ,
 c • , ri- . , .
resistive means having a resistance R(1 in series to said Sald SeCOnd mpu< terminal °f S3ld amDpllfler' and J"nt
second input terminal of said amplifier, and shunt resis- ,5 resistive means having a res.stance Reconnected be-
tive means having a resistance R6 connected between <ween said so,urce of reference potential and a junction
said source of reference potential and a junction be- between sald senes resistlve means and sald resistlve
tween said series resistive means and said resistive means connecting said output terminal to said second
means connecting said output terminal to said second lnPut terminal of said amplifier, whereby an effective
input terminal of said amplifier, whereby an effective 20 laS fllter IS synthesized with an overall voltage gam A
filter is synthesized with an overall voltage gain which which can be adjusted independently of said time con-
can be adjusted independently of network time con- stants TI and T2 by selection of said resistances R,, and
slants by selection of said resistance values R« and R6. R*. and suitable selection of ratio RJR2 of said resis-
tance Rj. to said resistance R2, where said ratio RX/R2
4. A network as defined by claim 2 including a resis- 25 is obtained from the following equation, for desired val-
tor in series with said capacitor between said first input ues of A and M, upon letting R| equal R/
terminal of said amplifier and said source of reference . ,
 D ,D ^2 < / • , , ».* _i_ i w o' /o \ j_ •» — M
potential, whereby an effective lead-lag filter is synthe- A (*™ + (2A M + l> (R*IK2> + 2~M
sized with respective lag and lead time constants TI and where M = R'/Rj-
T2 much larger than that of said capacitor, the separate 30 and R' = A[RJ(R,, — Rb) ]
resistive means having values equal to R ( , R2 and Rj., * * * * *
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